.text <addr></addr>	Subsequent items are put in the user text seg- ment. In SPIM, these items may only be instruc- tions or words (see the .word directive below). If the optional argument <i>addr</i> is present, subse- quent items are stored starting at address <i>addr</i> .
.word w1,, wn	Store the <i>n</i> 32-bit quantities in successive memory words.

SPIM does not distinguish various parts of the data segment (.data, .rdata, and .sdata).

# **Encoding MIPS Instructions**

Figure A.10.2 explains how a MIPS instruction is encoded in a binary number. Each column contains instruction encodings for a field (a contiguous group of bits) from an instruction. The numbers at the left margin are values for a field. For example, the j opcode has a value of 2 in the opcode field. The text at the top of a column names a field and specifies which bits it occupies in an instruction. For example, the op field is contained in bits 26–31 of an instruction. This field encodes most instructions. However, some groups of instructions use additional fields to distinguish related instructions. For example, the different floating-point instructions are specified by bits 0–5. The arrows from the first column show which opcodes use these additional fields.

# **Instruction Format**

The rest of this appendix describes both the instructions implemented by actual MIPS hardware and the pseudoinstructions provided by the MIPS assembler. The two types of instructions are easily distinguished. Actual instructions depict the fields in their binary representation. For example, in

#### Addition (with overflow)

add nd ng nt	0	rs	rt	rd	0	0x20
auu ru, rs, rt	6	5	5	5	5	6

the add instruction consists of six fields. Each field's size in bits is the small number below the field. This instruction begins with 6 bits of 0s. Register specifiers begin with an *r*, so the next field is a 5-bit register specifier called rs. This is the same register that is the second argument in the symbolic assembly at the left of this line. Another common field is  $1 \text{ mm}_{16}$ , which is a 16-bit immediate number.



**FIGURE A.10.2 MIPS opcode map.** The values of each field are shown to its left. The first column shows the values in base 10 and the second shows base 16 for the op field (bits 31 to 26) in the third column. This op field completely specifies the MIPS operation except for 6 op values: 0, 1, 16, 17, 18, and 19. These operations are determined by other fields, identified by pointers. The last field (funct) uses "f" to mean "s" if rs = 16 and op = 17 or "d" if rs = 17 and op = 17. The second field (rs) uses "z" to mean "0", "1", "2", or "3" if op = 16, 17, 18, or 19, respectively. If rs = 16, the operation is specified elsewhere: if z = 0, the operations are specified in the fourth field (bits 4 to 0); if z = 1, then the operations are in the last field with f = s. If rs = 17 and z = 1, then the operations are in the last field with f = d.

Pseudoinstructions follow roughly the same conventions, but omit instruction encoding information. For example:

#### Multiply (without overflow)

mul rdest, rsrc1, src2 pseudoinstruction

In pseudoinstructions, rdest and rsrc1 are registers and src2 is either a register or an immediate value. In general, the assembler and SPIM translate a more general form of an instruction (e.g., add \$v1, \$a0, 0x55) to a specialized form (e.g., addi \$v1, \$a0, 0x55).

# **Arithmetic and Logical Instructions**

### **Absolute value**

abs rdest, rsrc *pseudoinstruction* 

Put the absolute value of register rsrc in register rdest.

## Addition (with overflow)



## Addition (without overflow)

addu	rd	rs	rt	0	rs	rt	rd	0	0x21
uuuu	ru,	13,	10	6	5	5	5	5	6

Put the sum of registers rs and rt into register rd.

### Addition immediate (with overflow)



#### Addition immediate (without overflow)

addiu	rt	rs	imm	9	rs	rt	imm
uuuru	10,	15,		6	5	5	16

Put the sum of register rs and the sign-extended immediate into register rt.

## AND



Put the logical AND of registers rs and rt into register rd.

#### **AND immediate**

andi	rt	rs	imm	Oxc	rs	rt	imm
unun	10,	15,		6	5	5	16

Put the logical AND of register  $\ensuremath{\texttt{rs}}$  and the zero-extended immediate into register  $\ensuremath{\texttt{rt}}$ .

#### **Count leading ones**



#### **Count leading zeros**

clz rd	rs	Ox1c	rs	0	rd	0	0x20
CIZ IQ,	15	6	5	5	5	5	6

Count the number of leading ones (zeros) in the word in register rs and put the result into register rd. If a word is all ones (zeros), the result is 32.

### Divide (with overflow)

div	rs	rt	0	rs	rt	0	0x1a
uiv	13,	10	6	5	5	10	6

#### Divide (without overflow)



Divide register rs by register rt. Leave the quotient in register lo and the remainder in register hi. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.

## Divide (with overflow)

```
div rdest, rsrc1, src2 pseudoinstruction
```

## Divide (without overflow)

divu rdest, rsrc1, src2 pseudoinstruction

Put the quotient of register rsrc1 and src2 into register rdest.

## Multiply



## **Unsigned multiply**

multu	rs	rt 0 rs	rt	0	0x19		
murcu	15,	10	6	5	5	10	6

Multiply registers ns and nt. Leave the low-order word of the product in register 10 and the high-order word in register h1.

## Multiply (without overflow)

mul	rd	rs	rt	Ox1c	rs	rt	rd	0	2
man	ιu,	13,	10	6	5	5	5	5	6

Put the low-order 32 bits of the product of rs and rt into register rd.

## Multiply (with overflow)

mulo rdest, rsrc1, src2 pseudoinstruction

#### Unsigned multiply (with overflow)

mulou rdest, rsrc1, src2 *pseudoinstruction* 

Put the low-order 32 bits of the product of register rsrc1 and src2 into register rdest.

## Multiply add



### Unsigned multiply add

maddu	rs	rt	0x1c	rs	rt	0	1
muuuu	13,	10	6	5	5	10	6

Multiply registers rs and rt and add the resulting 64-bit product to the 64-bit value in the concatenated registers lo and hi.

## **Multiply subtract**

msub rs.	rt	Ox1c	rs	rt	0	4		
1115 0 0	15,	10	6	5	5	10	6	

## Unsigned multiply subtract

msuh	rs	rt	Ox1c	rs	rt	0	5
moub	,		6	5	5	10	6

Multiply registers rs and rt and subtract the resulting 64-bit product from the 64-bit value in the concatenated registers 10 and h1.

## Negate value (with overflow)

neg rdest, rsrc pseudoinstruction

#### Negate value (without overflow)

```
negu rdest, rsrc pseudoinstruction
```

Put the negative of register rsrc into register rdest.

## NOR

nor rd rs	rt	0	rs	rt	rd	0	0x27
1101 14, 15,	10	6	5	5	5	5	6

Put the logical NOR of registers rs and rt into register rd.

# NOT

not rdest, rsrc *pseudoinstruction* 

Put the bitwise logical negation of register rsrc into register rdest.

## OR

or r	ъd	rs	rt	0	rs	rt	rd	0	0x25
01 1	α,	,	1.0	6	5	5	5	5	6

Put the logical OR of registers rs and rt into register rd.

## **OR** immediate

ori	ori rt. m	rs	imm	Oxd	rs	rt	imm
01110,	, 13,	1 11111	6	5	5	16	

Put the logical OR of register rs and the zero-extended immediate into register rt.

#### Remainder

```
rem rdest, rsrc1, rsrc2 pseudoinstruction
```

#### **Unsigned remainder**

remu rdest, rsrc1, rsrc2 pseudoinstruction

Put the remainder of register rsrc1 divided by register rsrc2 into register rdest. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.

## Shift left logical

s]]	sll rd rt	rt	shamt	0	rs	rt	rd	shamt	0
511	ra,	10,	Shame	6	5	5	5	5	6

# Shift left logical variable

sllv rd rt rs	0	rs	rt	rd	0	4
5117 10, 10, 15	6	5	5	5	5	6

## Shift right arithmetic



#### Shift right arithmetic variable

srav	rd	, rt,	rs	0	rs	rt	rd	0
Stuviu,	۲u,			6	5	5	5	5

#### Shift right logical

srlrd r	·+	t. shamt 0	0	rs	rt	rd	shamt	2
51110,10	c, shun	Shunc	6	5	5	5	5	6

## Shift right logical variable

srlv	rd	rt	rs	0	rs	rt	rd	0	6
5117 10, 1	10,	15	6	5	5	5	5	6	

Shift register rt left (right) by the distance indicated by immediate shamt or the register rs and put the result in register rd. Note that argument rs is ignored for sll, sra, and srl.

7

## **Rotate left**

rol rdest, rsrc1, rsrc2 pseudoinstruction

### **Rotate right**

ror rdest, rsrc1, rsrc2 *pseudoinstruction* 

Rotate register rsrc1 left (right) by the distance indicated by rsrc2 and put the result in register rdest.

### Subtract (with overflow)

sub r	rd	rs,	rt	0	rs	rt	rd	0	0x22
	ru,		10	6	5	5	5	5	6

# Subtract (without overflow)



Put the difference of registers rs and rt into register rd.

## **Exclusive OR**

xor rd,	rs,	rt (	0	rs	rt	rd	0	0x26
			6	5	5	5	5	6

Put the logical XOR of registers rs and rt into register rd.

### **XOR** immediate

xori rt	rt	t. rs.	imm	Oxe	rs	rt	Imm
XOLI	10,	15,		6	5	5	16

Put the logical XOR of register rs and the zero-extended immediate into register rt.

# **Constant-Manipulating Instructions**

## Load upper immediate



Load the lower halfword of the immediate imm into the upper halfword of register rt. The lower bits of the register are set to 0.

## Load immediate

li rdest, imm

pseudoinstruction

Move the immediate imm into register rdest.

# **Comparison Instructions**

Set less than



## Set less than unsigned



Set register rd to 1 if register rs is less than rt, and to 0 otherwise.

#### Set less than immediate

slti	rt	rs	imm	Oxa	rs	rt	imm
5101 10	10,	, 13,	1 11111	6	5	5	16

#### Set less than unsigned immediate

sltiu	rt	rs	imm	Oxb	rs	rt	imm
SILIU	10,	ι, ις,		6	5	5	16

Set register rt to 1 if register rs is less than the sign-extended immediate, and to 0 otherwise.

#### Set equal

seq rdest, rsrc1, rsrc2 *pseudoinstruction* 

Set register rdest to 1 if register rsrc1 equals rsrc2, and to 0 otherwise.

### Set greater than equal

sge rdest, rsrc1, rsrc2 *pseudoinstruction* 

#### Set greater than equal unsigned

sgeu rdest, rsrc1, rsrc2 *pseudoinstruction* 

Set register rdest to 1 if register rsrc1 is greater than or equal to rsrc2, and to 0 otherwise.

#### Set greater than

sgt rdest, rsrc1, rsrc2 pseudoinstruction

#### Set greater than unsigned

sgtu rdest, rsrc1, rsrc2 pseudoinstruction

Set register rdest to 1 if register rsrc1 is greater than rsrc2, and to 0 otherwise.

#### Set less than equal

sle rdest, rsrc1, rsrc2 *pseudoinstruction* 

#### Set less than equal unsigned

sleu rdest, rsrc1, rsrc2 pseudoinstruction

Set register rdest to 1 if register rsrc1 is less than or equal to rsrc2, and to 0 otherwise.

#### Set not equal

sne rdest, rsrc1, rsrc2 *pseudoinstruction* 

Set register rdest to 1 if register rsrc1 is not equal to rsrc2, and to 0 otherwise.

# **Branch Instructions**

Branch instructions use a signed 16-bit instruction *offset* field; hence they can jump  $2^{15} - 1$  *instructions* (not bytes) forward or  $2^{15}$  instructions backwards. The *jump* instruction contains a 26-bit address field. In actual MIPS processors, branch instructions are delayed branches, which do not transfer control until the instruction following the branch (its "delay slot") has executed (see Chapter 6). Delayed branches affect the offset calculation, since it must be computed relative to the address of the delay slot instruction (PC + 4), which is when the branch occurs. SPIM does not simulate this delay slot, unless the -bare or -delayed\_branch flags are specified.

In assembly code, offsets are not usually specified as numbers. Instead, an instructions branch to a label, and the assembler computes the distance between the branch and the target instructions.

In MIPS32, all actual (not pseudo) conditional branch instructions have a "likely" variant (for example, beq's likely variant is beq1), which does *not* execute the

instruction in the branch's delay slot if the branch is not taken. Do not use these instructions; they may be removed in subsequent versions of the architecture. SPIM implements these instructions, but they are not described further.

#### **Branch instruction**

b label

pseudoinstruction

Unconditionally branch to the instruction at the label.

#### **Branch coprocessor false**

bclf cc label	0x11	8	сс	0	Offset
	6	5	3	2	16

### **Branch coprocessor true**

bclt cc label	0x11	8	сс	1	Offset
beit ee lubel	6	5	3	2	16

Conditionally branch the number of instructions specified by the offset if the floating point coprocessor's condition flag numbered *cc* is false (true). If *cc* is omitted from the instruction, condition code flag 0 is assumed.

## **Branch on equal**



Conditionally branch the number of instructions specified by the offset if register rs equals rt.

#### Branch on greater than equal zero

baez rs label	1	rs	1	Offset
5902 13, 10501	6	5	5	16

Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0.

# Branch on greater than equal zero and link

haezal	rs	label	1	rs	0x11	Offset
ogezui	10,	Tuber	6	5	5	16

Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0. Save the address of the next instruction in register 31.

### Branch on greater than zero

hat z	rs	label	7	rs	0	Offset
0902	10,	Tuber	6	5	5	16

Conditionally branch the number of instructions specified by the offset if register rs is greater than 0.

### Branch on less than equal zero



Conditionally branch the number of instructions specified by the offset if register rs is less than or equal to 0.

## Branch on less than and link



Conditionally branch the number of instructions specified by the offset if register rs is less than 0. Save the address of the next instruction in register 31.

### Branch on less than zero



Conditionally branch the number of instructions specified by the offset if register rs is less than 0.

### Branch on not equal

bne	rs	rt	label	5	rs	rt	Offset
DHE IS,	,	Tuber	6	5	5	16	

Conditionally branch the number of instructions specified by the offset if register rs is not equal to rt.

#### **Branch on equal zero**

beqz rsrc, label

pseudoinstruction

Conditionally branch to the instruction at the label if rsrc equals 0.

## Branch on greater than equal

bge rsrc1, rsrc2, label *pseudoinstruction* 

## Branch on greater than equal unsigned

bgeu rsrc1, rsrc2, label *pseudoinstruction* 

Conditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2.

#### Branch on greater than

bgt rsrc1, src2, label *pseudoinstruction* 

#### Branch on greater than unsigned

bgtu rsrc1, src2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is greater than src2.

## Branch on less than equal

ble rsrc1, src2, label *pseudoinstruction* 

## Branch on less than equal unsigned

bleu rsrc1, src2, label *pseudoinstruction* 

Conditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2.

#### **Branch on less than**

blt rsrc1, rsrc2, label *pseudoinstruction* 

### Branch on less than unsigned

bltu rsrc1, rsrc2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is less than rsrc2.

## Branch on not equal zero

bnez rsrc, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc is not equal to 0.

# **Jump Instructions**

Jump

i	target	2	target
J	our geo	6	26

Unconditionally jump to the instruction at target.

#### Jump and link

ial	target	3	target
Jui	curgee	6	26

Unconditionally jump to the instruction at target. Save the address of the next instruction in register \$ra.

## Jump and link register



Unconditionally jump to the instruction whose address is in register rs. Save the address of the next instruction in register rd (which defaults to 31).

#### Jump register

ir rs	0	rs	0	8
J1 15	6	5	15	6

Unconditionally jump to the instruction whose address is in register rs.

# **Trap Instructions**

## Trap if equal

ten	rs	rt	0	rs	rt	0	0x34
tey is,	10	6	5	5	10	6	

If register rs is equal to register rt, raise a Trap exception.

#### Trap if equal immediate

teni	rs	imm	1	rs	Охс	imm
0091	,		6	5	5	16

If register rs is equal to the sign extended value imm, raise a Trap exception.

#### Trap if not equal

tea r	rs.	rt	0	rs	rt	0	0x36
ucy	Ο,		6	5	5	10	6

If register rs is not equal to register rt, raise a Trap exception.

## Trap if not equal immediate



If register rs is not equal to the sign extended value imm, raise a Trap exception.

# Trap if greater equal



## Unsigned trap if greater equal



If register rs is greater than or equal to register rt, raise a Trap exception.

### Trap if greater equal immediate

taei	rs.	imm	1	rs	8	imm
09c1	10,		6	5	5	16

## Unsigned trap if greater equal immediate

tgeiu	rs,	, imm	1	rs	9	imm
			6	5	5	16

If register rs is greater than or equal to the sign extended value imm, raise a Trap exception.

## Trap if less than



## Unsigned trap if less than

tltu rs	rt	0	rs	rt	0	0x33
010010,	10	6	5	5	10	6

If register rs is less than register rt, raise a Trap exception.

## Trap if less than immediate



# Unsigned trap if less than immediate



If register rs is less than the sign extended value imm, raise a Trap exception.

# **Load Instructions**

### Load address

la rdest, address

pseudoinstruction

Load computed *address*—not the contents of the location—into register rdest.

## Load byte



#### Load unsigned byte

lbu rt	rt.	address	0x24	rs	rt	Offset
	10,	uuur coo	6	5	5	16

Load the byte at *address* into register rt. The byte is sign-extended by lb, but not by lbu.

### Load halfword

lh	rt	address	0x21	rs	rt	Offset
	10,	uuuress	6	5	5	16

#### Load unsigned halfword

1hu	rt	, address	0x25	rs	rt	Offset
mu	ы i С,		6	5	5	16

Load the 16-bit quantity (halfword) at *address* into register rt. The halfword is sign-extended by 1h, but not by 1hu.

## Load word

٦w	w rt,	address	0x23	rs	rt	Offset
1 99	10,	uuuress	6	5	5	16

Load the 32-bit quantity (word) at *address* into register rt.

### Load word coprocessor 1

lwc1	ft	address	0x31	rs	ft	Offset
INCI	10,	uuurcss	6	5	5	16

Load the word at *address* into register ft in the floating-point unit.

### Load word left

1w1	rt.	address	0x22	rs	rt	Offset
1 11 1	10,	uuur coo	6	5	5	16

## Load word right

lwr rt,	rt	addross	0x26	rs	rt	Offset
	10,	uuui ess	6	5	5	16

Load the left (right) bytes from the word at the possibly unaligned *address* into register rt.

## Load doubleword

ld rdest, address *pseudoinstruction* 

Load the 64-bit quantity at *address* into registers rdest and rdest + 1.

## **Unaligned load halfword**

ulh rdest, address

pseudoinstruction

### Unaligned load halfword unsigned

ulhu rdest, address *pseudoinstruction* 

Load the 16-bit quantity (halfword) at the possibly unaligned *address* into register rdest. The halfword is sign-extended by ulh, but not ulhu.

#### **Unaligned load word**

ulw rdest, address ps

pseudoinstruction

Load the 32-bit quantity (word) at the possibly unaligned *address* into register rdest.

### Load linked

11	1 rt,	address	0x30	rs	rt	Offset
	10,	uuuress	6	5	5	16

Load the 32-bit quantity (word) at *address* into register rt and start an atomic read-modify-write operation. This operation is completed by a store conditional (sc) instruction, which will fail if another processor writes into the block containing the loaded word. Since SPIM does not simulate multiple processors, the store conditional operation always succeeds.

## **Store Instructions**

## Store byte

sh	rt	address	0x28	rs	rt	Offset
50	10,	uuuress	6	5	5	16

Store the low byte from register rt at address.

#### **Store halfword**

sh	rt	address	0x29	rs	rt	Offset
511	10,	uuuress	6	5	5	16

Store the low halfword from register rt at address.

## Store word



Store the word from register rt at address.

## Store word coprocessor 1

swc1	f†	addross	0x31	rs	ft	Offset
SWCI	10,	0001055	6	5	5	16

Store the floating-point value in register ft of floating-point coprocessor at *ad*-*dress*.

## Store double coprocessor 1

sdcl ft,	f†	address	0x3d	rs	ft	Offset
	10,	uuuress	6	5	5	16

Store the double word floating-point value in registers ft and ft + 1 of floating-point coprocessor at *address*. Register ft must be even numbered.

## Store word left

swl	rt	address	0x2a	rs	rt	Offset
5111	,	uuur coo	6	5	5	16

## Store word right

swr	rt	address	0x2e	rs	rt	Offset
5 101	10,	uuur c55	6	5	5	16

Store the left (right) bytes from register rt at the possibly unaligned address.

## Store doubleword

sd rsrc, address

pseudoinstruction

Store the 64-bit quantity in registers rsrc and rsrc + 1 at address.

## **Unaligned store halfword**

ush rsrc, address

pseudoinstruction

Store the low halfword from register rsrc at the possibly unaligned address.

#### **Unaligned store word**

```
usw rsrc, address
```

pseudoinstruction

Store the word from register rsrc at the possibly unaligned *address*.

#### Store conditional

sc	rt	address	0x38	rs	rt	Offset
50	10,	uuu1 C 5 5	6	5	5	16

Store the 32-bit quantity (word) in register rt into memory at *address* and complete an atomic read-modify-write operation. If this atomic operation is successful, the memory word is modified and register rt is set to 1. If the atomic operation fails because another processor wrote to a location in the block containing the addressed word, this instruction does not modify memory and writes 0 into register rt. Since SPIM does not simulate multiple processors, the instruction always succeeds.

# **Data Movement Instructions**

## Move

```
move rdest, rsrc
```

pseudoinstruction

Move register rsrc to rdest.

### Move from hi



## Move from lo



The multiply and divide unit produces its result in two additional registers, hi and lo. These instructions move values to and from these registers. The multiply, divide, and remainder pseudoinstructions that make this unit appear to operate on the general registers move the result after the computation finishes.

6

Move the hi (10) register to register rd.

## Move to hi



6 5 15

Move register rs to the hi (10) register.

## Move from coprocessor 0



## Move from coprocessor 1



Coprocessors have their own register sets. These instructions move values between these registers and the CPU's registers.

Move register rd in a coprocessor (register fs in the FPU) to CPU register rt. The floating-point unit is coprocessor 1.

## Move double from coprocessor 1

mfcl.d rdest, frsrcl pseudoinstruction

Move floating-point registers frsrc1 and frsrc1 + 1 to CPU registers rdest and rdest + 1.

#### Move to coprocessor 0



#### Move to coprocessor 1

m

tc1	rd	fs	0x11	4	rt	fs	0
	ru,	15	6	5	5	5	11

Move CPU register rt to register rd in a coprocessor (register fs in the FPU).

#### Move conditional not zero



Move register rs to register rd if register rt is not 0.

### Move conditional zero

movz	rd	rs	rt	0	rs	rt	rd	Oxa
1110 ¥ Z	ια,	15,	10	6	5	5	5	11

Move register rs to register rd if register rt is 0.

## Move conditional on FP false



Move CPU register rs to register rd if FPU condition code flag number *cc* is 0. If *cc* is omitted from the instruction, condition code flag 0 is assumed.

### Move conditional on FP true



Move CPU register rs to register rd if FPU condition code flag number *cc* is 1. If *cc* is omitted from the instruction, condition code bit 0 is assumed.

# **Floating-Point Instructions**

The MIPS has a floating-point coprocessor (numbered 1) that operates on single precision (32-bit) and double precision (64-bit) floating-point numbers. This coprocessor has its own registers, which are numbered f0-f31. Because these registers are only 32 bits wide, two of them are required to hold doubles, so only floating-point registers with even numbers can hold double precision values. The floating-point coprocessor also has 8 condition code (*cc*) flags, numbered 0-7, which are set by compare instructions and tested by branch (bclf or bclt) and conditional move instructions.

Values are moved in or out of these registers one word (32 bits) at a time by lwcl, swcl, mtcl, and mfcl instructions or one double (64 bits) at a time by ldcl and sdcl described above, or by the l.s, l.d, s.s, and s.d pseudoin-structions described below.

In the actual instructions below, bits 21–26 are 0 for single precision and 1 for double precision. In the pseudoinstructions below, fdest is a floating-point register (e.g., \$f2).

## Floating-point absolute value double



Floating-point absolute value single

abs.s fd, fs	0x11	0	0	fs	fd	5	
--------------	------	---	---	----	----	---	--

Compute the absolute value of the floating-point double (single) in register fs and put it in register fd.

### **Floating-point addition double**

h bhe	fd	fs	ft	0x11	0x11	ft	fs	fd	0
	· u ,	· J ,	10	6	5	5	5	5	6

## Floating-point addition single

add.s f	fd	fs	f+	0x11	0x10	ft	fs	fd	0
444.5	· u ,	10,	10	6	5	5	5	5	6

Compute the sum of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

#### Floating-point ceiling to word

ceil w d f	fd fs	0x11	0x11	0	fs	fd	Oxe
	iu, is	6	5	5	5	5	6
ceil.w.s f	fd, fs	0x11	0x10	0	fs	fd	Oxe

Compute the ceiling of the floating-point double (single) in register fs, convert to a 32-bit fixed-point value, and put the resulting word in register fd.

#### **Compare equal double**

6 5	5	5	3	2	2	4

### **Compare equal single**

c.eq.s cc fs, ft	ft	0x11	0x10	ft	fs	сс	0	FC	2
	10	6	5	5	5	3	2	2	4

Compare the floating-point double (single) in register fs against the one in ft and set the floating-point condition flag *cc* to 1 if they are equal. If *cc* is omitted, condition code flag 0 is assumed.

### Compare less than equal double



#### **Compare less than equal single**

cles	cc fs	ft	0x11	0x10	ft	fs	сс	0	FC	Oxe
0.10.0 00 10, 10	6	5	5	5	3	2	2	4		

Compare the floating-point double (single) in register fs against the one in ft and set the floating-point condition flag *cc* to 1 if the first is less than or equal to the second. If *cc* is omitted, condition code flag 0 is assumed.

### **Compare less than double**

cltdccfsft	0x11	0x11	ft	fs	сс	0	FC	Oxc
e	6	5	5	5	3	2	2	4

## **Compare less than single**

cltsccfsft	0x11	0x10	ft	fs	сс	0	FC	Oxc
	6	5	5	5	3	2	2	4

Compare the floating-point double (single) in register fs against the one in ft and set the condition flag *cc* to 1 if the first is less than the second. If *cc* is omitted, condition code flag 0 is assumed.

## **Convert single to double**

cytdsfdfs	0x11	0x10	0	fs	fd	0x21
cvc.u.s iu, is	6	5	5	5	5	6

## **Convert integer to double**

cvt dw fd fs	0x11	0x14	0	fs	fd	0x21
cvc.a.w ra, rs	6	5	5	5	5	6

Convert the single precision floating-point number or integer in register fs to a double (single) precision number and put it in register fd.

## **Convert double to single**

cvtsdfd fs	0x11	0x11	0	fs	fd	0x20
eve.s.a ia, is	6	5	5	5	5	6

#### **Convert integer to single**

cytsw.fd.fs	0x11	0x14	0	fs	fd	0x20
cvc.s.w ru, rs	6	5	5	5	5	6

Convert the double precision floating-point number or integer in register fs to a single precision number and put it in register fd.

## Convert double to integer

cvtwdfdfs	0x11	0x11	0	fs	fd	0x24
eve.w.u iu, is	6	5	5	5	5	6

## Convert single to integer

cvt w s	fd.	fs	0x11	0x10	0	fs	fd	0x24
CVC.W.5 1	ιu,		6	5	5	5	5	6

Convert the double or single precision floating-point number in register fs to an integer and put it in register fd.

## Floating-point divide double

div d	fd	fs	ft	0x11	0x11	ft	fs	fd	3
	ru,	, IJ,	10	6	5	5	5	5	6

## Floating-point divide single

div s	fd	fs	ft	0x11	0x10	ft	fs	fd	3
u 1 V • 5	ru,	15,	10 -	6	5	5	5	5	6

Compute the quotient of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

## Floating-point floor to word

floor w d fd	fs	0x11	0x11	0	fs	fd	Oxf
	15	6	5	5	5	5	6
floor.w.s fd,	fs	0x11	0x10	0	fs	fd	Oxf

Compute the floor of the floating-point double (single) in register fs and put the resulting word in register fd.

## Load floating-point double

1.d fdest, address pseudoinstruction

## Load floating-point single

1.s fdest, address *pseudoinstruction* 

Load the floating-point double (single) at address into register fdest.

#### Move floating-point double

mov d	fd	fs	0x11	0x11	0	fs	fd	6
	۰u,	. 5	6	5	5	5	5	6

#### Move floating-point single

mov s	fd	fs	0x11	0x10	0	fs	fd	6
1101.0	ια,	15	6	5	5	5	5	6

Move the floating-point double (single) from register fs to register fd.

### Move conditional floating-point double false

movf d	fd	fs	сс	0x11	0x11	сс	0	fs	fd	0x11
11011.4	ru,	, IS,		6	5	3	2	5	5	6

## Move conditional floating-point single false

movf s fd	fs	cc	0x11	0x10	сс	0	fs	fd	0x11
movi.5 id,	15,		6	5	3	2	5	5	6

Move the floating-point double (single) from register fs to register fd if condition code flag *cc* is 0. If *cc* is omitted, condition code flag 0 is assumed.

## Move conditional floating-point double true

movt d fd	fs		0x11	0x11	сс	1	fs	fd	0x11
	15,	00	6	5	3	2	5	5	6

## Move conditional floating-point single true

movt s	fd	fs	C C	0x11	0x10	сс	1	fs	fd	0x11
1110 0 0 . 5	ιu,	15,		6	5	3	2	5	5	6

Move the floating-point double (single) from register fs to register fd if condition code flag *cc* is 1. If *cc* is omitted, condition code flag 0 is assumed.

### Move conditional floating-point double not zero

movn d	fd	fs	rt	0x11	0x11	rt	fs	fd	0x13
1110 <b>v</b> 11 <b>·</b> u	ιu,	15,	10	6	5	5	5	5	6

#### Move conditional floating-point single not zero

movn s	fd	fs	rt	0x11	0x10	rt	fs	fd	0x13
1110 111 1 3	ια,	10,	10	6	5	5	5	5	6

Move the floating-point double (single) from register fs to register fd if processor register rt is not 0.

## Move conditional floating-point double zero

movz d	fd	fs	rt	0x11	0x11	rt	fs	fd	0x12
1110 V Z . U	ru,	13,	10	6	5	5	5	5	6

## Move conditional floating-point single zero

movz.s	fd	fs	rt	0x11	0x10	rt	fs	fd	0x12
1110 12.3	ιu,	15,	10	6	5	5	5	5	6

Move the floating-point double (single) from register fs to register fd if processor register rt is 0.

#### **Floating-point multiply double**

mul d	fd	fs	ft	0x11	0x11	ft	fs	fd	2	-
iliu i . u	ru,	15,	10	6	5	5	5	5	6	

## **Floating-point multiply single**

mul.s f	fd	fs	ft	0x11	0x10	ft	fs	fd	2	
	۰u,	,	10	6	5	5	5	5	6	

Compute the product of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

# Negate double



## Negate single



Negate the floating-point double (single) in register fs and put it in register fd.

## Floating-point round to word

6 5 5 5 5 6	round w d fd fs	0x11	0x11	0	fs	fd	Oxc
	100110.w.d 10, 15	6	5	5	5	5	6
round.w.s fd, fs 0x11 0x10 0 fs fd 0xc	round.w.s fd, fs	0x11	0x10	0	fs	fd	Oxc

Round the floating-point double (single) value in register fs, convert to a 32bit fixed-point value, and put the resulting word in register fd.

#### **Square root double**

### **Square root single**

sart s	fd	fs	0x11	0x10	0	fs	fd	4	
541 0.5	ru,	15	6	5	5	5	5	6	

Compute the square root of the the floating-point double (single) in register fs and put it in register fd.

## Store floating-point double

```
s.d fdest, address pseudoinstruction
```

## Store floating-point single

s.s fdest, address *pseudoinstruction* 

Store the floating-point double (single) in register fdest at address.

#### **Floating-point subtract double**

sub d	fd	fs	ft	0x11	0x11	ft	fs	fd	1	
5ub.u	ra,	15,	10	6	5	5	5	5	6	

#### **Floating-point subtract single**

sub s	fd	fs	ft	0x11	0x10	ft	fs	fd	1
545.5	ıα,	10,	10	6	5	5	5	5	6

Compute the difference of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

## Floating-point truncate to word

trunc w d fd	fs	0x11	0x11	0	fs	fd	Oxd
crunc.w.u ru,		6	5	5	5	5	6
trunc.w.s fd,	fs	0x11	0x10	0	fs	fd	Oxd

Truncate the floating-point double (single) value in register fs, convert to a 32bit fixed-point value, and put the resulting word in register fd.

# **Exception and Interrupt Instructions**

#### **Exception return**



Set the EXL bit in coprocessor 0's Status register to 0 and return to the instruction pointed to by coprocessor 0's EPC register.

### System call

svscall	0	0	Oxo
5,50011	6	20	6

Register \$v0 contains the number of the system call (see Figure A.9.1) provided by SPIM.

#### Break

break code	0	code	Oxd
break code	6	20	6

Cause exception *code*. Exception 1 is reserved for the debugger.

#### No operation

nop	0	0	0	0	0	0
Пор	6	5	5	5	5	6

Do nothing.



Programming in assembly language requires a programmer to trade off helpful features of high-level languages—such as data structures, type checking, and control constructs—for complete control over the instructions that a computer executes. External constraints on some applications, such as response time or program size, require a programmer to pay close attention to every instruction. However, the cost of this level of attention is assembly language programs that are longer, more time-consuming to write, and more difficult to maintain than high-level language programs.

Moreover, three trends are reducing the need to write programs in assembly language. The first trend is toward the improvement of compilers. Modern compilers produce code that is typically comparable to the best handwritten code and is sometimes better. The second trend is the introduction of new processors that are not only faster, but in the case of processors that execute multiple instructions simultaneously, also more difficult to program by hand. In addition, the